Abstract-This paper discusses various types of failure mechanisms, precursor parameters, and accelerated aging-based procedures to estimate the remaining life of power electronic devices. Special attention has been given to summarize the different techniques typically used for measuring the junction temperature, because it plays a vital role during accelerated aging and condition monitoring. We reviewed more than 250 papers, and the references list 139 of them in order to explain and address the advantages and disadvantages of various techniques toward the reliability prognosis. Thus, this paper can be considered as an expedient reference to conduct future research on lifetime prediction of existing power electronic devices.
I. INTRODUCTION

I
N RECENT years, power electronics has penetrated into many industrial applications such as renewable energy systems, hybrid-electric vehicles, locomotives, space missions, and so on. One common but major concern in these aforementioned systems is reliability, which is responsible for economic or safety considerations. As an example, in photovoltaic (PV) power generation systems, low reliability will increase maintenance costs and decrease system availability, and therefore, increase the levelized cost of electricity, which will eventually affect its market penetration. A similar issue exists in offshore wind farms, which is not conveniently or inexpensively accessible for maintenance. In automobile, locomotive, and avionic applications, safety requirements impose nearly zero failure tolerance. Many approaches to address reliability problems of power electronic systems have been proposed and intensively studied for years. A. Hanif and F. Khan are with the University of Missouri, Kansas City, MO 64110 USA (e-mail:,ahqtb@mail.umkc.edu; faisalkhan@ieee.org).
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Digital Object Identifier 10.1109/TPEL.2018.2860587 1) standard-based reliability assessment [1] - [5] ; 2) fault-tolerant topologies with redundant components [6] - [8] ; 3) prognostics, health management (PHM), and condition monitoring approaches [9] - [13] ; 4) designing highly reliable power electronic devices using advanced materials [14] - [16] . A nice review covering approaches 1) to 3) is presented in [17] . Among approaches 1) to 4), prognostics with lifetime estimation functionality is probably the most promising one. Approach 1) is more suitable in the design stage to obtain an estimation of overall system reliability. The commonly used reliability index is the mean time between failures [1] . Although approaches 2) and 4) enhance system reliability, they do not prevent failure from happening. Indeed, failure is never completely preventable. Therefore, the preferred way is to take action before a failure occurs, and lifetime prediction, if performed appropriately, can fulfill this mission. If used in the design stage, a lifetime prediction model enables the designer to make proper decisions to ensure higher reliability. Used in applications, such a model can provide information of any remaining useful life (RUL) or level of degradation. Previous studies show that a majority of power electronic system failures are due to component failures [18] . Thus, this paper reviews the procedure needed to perform a lifetime estimation of power electronic devices and correlative domains that are necessary to accomplish this task. In fact, a lifetime estimation of power electronic devices is a multidisciplinary task that requires the cooperation of electrical engineers, mechanical engineers, and statisticians. We need to understand the dominant failure mechanisms in order to predict the lifetime of power electronic devices. A proper lifetime prediction method should then be selected. Finally, the lifetime prediction can be performed. This paper is organized as follows. Section II briefly introduces the common failure mechanisms of power electronic devices. Section III summarizes existing lifetime prediction methods. An accelerated aging test, which is an effective way to study failure mechanisms and also useful for lifetime prediction model parameterization, is discussed in Section IV. Device junction temperature measurement, which is a major concern of designing and performing an accelerated aging test and also a crucial quantity for PHM and condition monitoring, is presented in Section V. The conclusion is provided in Section VI. 0885 -8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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II. FAILURE MECHANISMS OF MODERN POWER ELECTRONIC DEVICES
In general, power electronic devices comprise discrete devices and power electronic modules. These power electronic devices experience thermal, chemical, electrical, mechanical stresses, and degrade gradually, leading to a complete failure. Especially for hybrid electric vehicles, the dominant reason of failure arises from thermal stress [19] . It is worth mentioning that vibration or shock also acts like a catalyst in the degradation process. Previous studies have grouped failure mechanisms of power electronic devices into two categories, namely chiprelated (or intrinsic) failures and package-related (or extrinsic) failures [20] , [21] . Intrinsic failure mechanisms are mostly related to electrical overstress, i.e., high current and high voltage, while extrinsic failures are commonly induced by thermomechanical overstress. The source of package-related failure is the mismatch of coefficients of thermal expansion (CTE) of the different materials. It is worth mentioning that the failure mechanisms that will be introduced here are by no means comprehensive. Rather, the main purpose of this section is to provide the basis of understanding the rest of this paper. More comprehensive surveys on power electronic device failure mechanisms can be found in [20] and [22] .
Although new technologies of die attach and bond wire materials, as well as advanced Silicon carbide (SiC) power modules, tend to tremendously increase device reliability and hence, can minimize or even eliminate many failure mechanisms; they are still at an embryonic stage or could be prohibitively expensive [16] , [23] . As a result, manufactured wafers of SiC modules contain many defects. An SiC metal-oxide-semiconductor field-effect transistor (MOSFET) has a very vulnerable gate oxide layer because it experiences an electric field strength almost three times stronger compared to the similar rated Si devices [24] . Therefore, conventional power electronic devices are likely to dominate the market in the near future.
A. Chip-Related Failure Mechanisms
1) Dielectric Breakdown:
We refer to a dielectric breakdown, which results from gate oxide degradation due to accumulated defects, as a time-dependent dielectric breakdown (TDDB) [21] , [25] . Three defect generation mechanisms are identified in [26] : impact ionization, anode hole injection, and trap creation. Catastrophic/acute dielectric breakdown occurs when the device experiences severe electrical or thermal stress, i.e., over voltage and electrostatic discharge [21] , [27] . Increased gate current and decreased drain current can be found in MOSFET after a dielectric breakdown [28] .
2) Latch-Up: Latch-up can happen to both insulated-gate bipolar transistors (IGBT) and MOSFETs if the parasitic thyristor or bipolar junction transistor structure is triggered, causing a loss of gate control. If the latch-up is not promptly removed, any high current will eventually destroy the device [25] , [29] . High dV/dt was identified as the cause of a MOSFET [30] and IGBT [31] latch-up. In [32] , operating the IGBT at a high temperature was what induced the latch-up. 3) Electro-Migration: Metal migration, caused by high current density in silicon interconnects [20] , [21] , [27] , is the definition of electro-migration. As a result, voids form between metal connections and cause increased resistance or an open circuit. Such degradation is rarely observed in power electronic devices due to large contact areas [20] .
B. Package-Related Failure Mechanisms
Since high-power applications widely use power modules, the failure mechanisms discussed here are mainly consistent with power modules only. It should be noted, however, these failure mechanisms may also be applicable to low-power devices. Power modules are usually constructed in multilayer structures, as shown in Fig. 1 . Silicon chips are soldered onto a direct bonded copper (DBC) substrate that provides necessary electric insolation, and the substrate is then soldered onto a base plate. Al bond wires are normally used to connect different chips and form terminals. Three major failure mechanisms are reported in the literature, namely bond wire failure, solder fatigue, and aluminum reconstruction [22] .
1) Bond Wire Failure: Bond wire failures can be further classified into two types: 1) bond wire lift-off and 2) bond wire heel cracking. The main reason for bond wire lift-off is the mismatch of a CTE between Si and Al interfaces. During thermal cycling (TC), a crack initiates and propagates in the interface between the wire and device and finally leads to a bond wire lift-off. Fracture fatigue is considered as the main reason for bond wire heel cracking. Displacement at the top of a bond wire loop creates an alternation in the bending angle when a device is subjected to thermal cycling. Fatigue by thermal cycling is rare in advanced IGBT modules [22] .
2) Solder Fatigue: As shown in Fig. 1 , there are two solder layers in a typical power module, i.e., one between the Si device and DBC and another between the substrate and baseplate. A larger CTE mismatch in between the substrate and baseplate makes it more susceptible to solder fatigue. Thermal and power cycling will create voids and cracks in solder-attached layers that propagate as the thermal cycle increases [33] . The voids increase the thermal impedance, resulting in a higher temperature in the die that accelerates the propagation of voids. In other words, a positive feedback loop is formed between die temperatures and voids propagation. Eventually, the large amount of heat can cause damage to the device. As stated previously, overheating can be the root cause of latch-up and failing to turn ON [34] . Hence, package-related failures can sometimes induce chiprelated failures. [36] 3) Aluminum Reconstruction: Aluminum reconstruction refers to the aging mechanism of the metallization layer deposited on the silicon chips [35] . Different CTEs, between the aluminum and Si, induce compressive and tensile stresses in the aluminum layer that can exceed the elastic limit and cause aluminum reconstruction. This failure mechanism can be effectively prevented by using a passivation layer [22] .
A correlative table can be constructed based on the failure modes and the failure mechanism occurs in an IGBT module to illustrate the potential locations of failure, causes, and the parameters affected due to the failure [36] . They are summarized in Table I .
III. LIFETIME PREDICTION METHODS
Lifetime prediction or reliability analysis of power electronic devices has emerged as one of the distinguished branches in engineering since the early 1950s [37] . The essence of reliability analysis evolved from the electronic tubes' failure that occurred during World War II [38] . Since then, numerous methods and standards have been used toward the analysis of the devices, components, and/or system failures that specifically occurred because of the electronic or power electronic components. In 1956, "Reliability Stress Analysis for Electronic Equipment," TR-1100, contained a mathematical model based on the component failure rate. In 1962, the first Military Handbook-217 (MH-217), which derived from this, was published to standardize the test protocol [38] . Afterwards, a multiple version of MH-217 came out in order to improve the reliability assessment models and keep up with the newest technology. It made the MH-217 standards much more complex. Later, in the 1980s, industry-specific models derived from this handbook. Finally, these empirical data-based lifetime models (MH-217F) were formally canceled due to the increased complexity in integrated circuits and components [138] . The physics-of-failure (PoF)-based models that developed in 1962 and gained popularity in the 1990s have since been used extensively in the lifetime prediction of both power electronics and micro-electronics [38] . The PoF identified that the root cause of failure mechanisms was influenced by environmental stress and the empirical lifetime method approaches identified the failure statistically. A constructive comparison between these two methods is shown in Table II .
Generally, lifetime prediction methods for power electronic modules are twofold. The first method is based on failure mechanisms. Although various failure mechanisms have been identified, the existing lifetime prediction models mainly focus on package-related failures. Such models can be classified into two categories: 1) empirical models and 2) PoF-based models. Most of these models describe a number of cycles to failure (N f ) as a function of failure-relevant parameters such as junction temperature swing (ΔT j ) and mean junction temperature (T m ). The second method is based on failure precursor parameters. This method is an essential part of the PHM approach, and is always implemented in applications to provide an RUL. Compared to the first method, this method provides the remaining useful time in real-time units, such as minutes, days, etc., rather than in the number of cycles to failure.
A. Failure Mechanism-Based Lifetime Prediction
Existing models mostly predict two failure mechanisms, namely, bond wire failure and solder fatigue. It should be noted, however, that the models for each failure mechanism are not mutually exclusive because both failure mechanisms are due to a CTE mismatch in the interface areas. Indeed, some models are interchangeable. Generally, lifetime prediction methods for power electronic modules are twofold. The first method is based on the failure mechanisms. Although various failure mechanisms have been identified, the existing lifetime prediction models mainly focus on package-related failures. Such models can be classified into two categories: 1) empirical models and 2) [38] PoF-based models. Most of these models describe a number of cycles to failure (N f ) as a function of failure-relevant parameters such as junction temperature swing (ΔT j ) and mean junction temperature (T m ). The second method is based on failure precursor parameters. This method is an essential part of the PHM approach, and is always implemented in applications to provide an RUL. Compared to the first method, this method provides the remaining useful time in real-time units, such as minutes, days, etc., rather than in the number of cycles to failure.
B. Failure Mechanism-Based Lifetime Prediction
Existing models mostly predict two failure mechanisms, namely, bond wire failure and solder fatigue. It should be noted, however, that the models for each failure mechanism are not mutually exclusive because both failure mechanisms are due to a CTE mismatch in the interface areas. Indeed, some models are interchangeable.
1) Bond Wire Failure Models: As discussed in the previous section, bond wire failures can occur at a bonding interface or bond wire heel. Different models of bond wire failures will be introduced in this section. Empirical models will be introduced first, followed by the physics of failure models. a) Empirical lifetime models: Empirical models were initially developed by statistically studying the test data of accelerated aging experiments, which will be discussed in the next section. Due to different test protocols and module types, the dominant failure mechanisms, observed for different power electronic devices, are different. The following models are classified in the category of bond wire failures because during the accelerated aging experiments from which these models were developed, the dominant failure mechanism observed was bond wire failure. For this reason, the accuracy of such models can only be guaranteed when used in situations similar to the test conditions from where the models were "born." One common feature of these models is that they relate lifetime to junction temperatures.
An empirical lifetime model of an IGBT module is proposed based on the fast power cycling results, in other words, accelerated aging -based test results [39] as shown in the following equation:
where R being the gas constant (8.314 J/mol.K) and T m in Kelvin make A = 640, α = -5, and Q = 7.8 × 10 4 J/mol. Fig. 2 illustrates the results obtained in [39] using (1) . The parallel shift is a clear indication of thermal mechanism, and hence, it was combined with the Arrhenius approach.
Since the model was obtained from the power cycling test, these parameters are only applicable to the conditions that are within the specified range of the test, i.e., ΔT j between 30 and 80 K. If this model were used for another module type or different test protocols, the model parameters would need to be recalibrated via an accelerated aging test. This model is somewhat coarse because it only considers the effect of ΔT j and T m . A similar experiment was performed in [40] for an IGBT module to investigate die-attach solder fatigue due to a low swing in the junction temperature. The lifetime modeling was based on the Coffin-Mansion-Arrhenius model that also considers the effect of ΔT j and T m only. Intuitively, other parameters such as power-on-time can also affect the aging process. A more comprehensive model that considered power-on-time, chip thickness, bonding technology, diameter of the bonding wire, and current-per-bond-wire was proposed in [41] .
By performing regression analysis on a large set of cycling data, the following equation was extended to the form of:
where t on is the power ON time, I is the current-per-bond-wire, V is the blocking voltage, and D is the bond wire diameter.
Parameters β 1 to β 6 are obtained from statistical data. Like any empirical model, the validity of the model is only guaranteed within the range of selected data, and Bayerer et al. [41] also suggested using the model with caution.
b) PoF-based lifetime models:
The model with the simplest form within this category is probably the Coffin-Manson model, which assumes that plastic strain is the main cause of the bond wire lift-off and the elastic strain is negligible. Since the model emphasizes the effects of plastic strain, it is also referred to as the plastic strain-based model [42] . The model is shown in as [43] , [44] 
Another form of (3), which was initially applied to bond wire failure and presented in paper [22] , is shown in (4). It can be obtained by substituting Δε p into (4) by L · Δα · ΔT . It needs to be mentioned that this model is only valid when the peak temperature does not exceed 120°C. From the deduction procedure presented in [22] , ΔT in the following equation should be the temperature swing at the bond wire-chip interface rather than the junction temperature:
The Coffin-Manson model is suitable for low cycle fatigue. As for high cycle fatigue, the Basquin equation is used to describe damage induced by stress range Δσ [45] . This model is presented in the following equation:
where C 1 and C 2 are material-specific parameters.
Another strain-based model is shown in (6) , where strainintensity-factor range ΔK ε is selected for the failure metric [46] . This paper aims at investigating thermal fatigue under low temperature fluctuation, i.e., ΔT under 40°C. The crack growth rate is calculated from the strain intensity factor by Paris' law. It assumes that failure would happen if a critical crack length is
Equation (7) shows an energy-based lifetime prediction model for Al ribbon bonds subjected to a heel crack failure mechanism [47] , in which w cr pl is the energy limit and w pl (I) is the energy dissipation per cycle under current I. The model assumes that the ribbon can withstand a certain amount of energy dissipation before a sudden failure. In addition, the effects of residual stress on the crack evolution were not considered in this model, which this paper later proves to have a negative impact on the ribbon lifetime. A comparison of the lifetime prediction between this model and the Coffin-Mansion model shows discrepancies. Although the model itself seems logical, there could be some over simplifications or misjudgments during model parameterization.
2) Solder Fatigue Models: Before introducing the lifetime prediction models, it is necessary to introduce the failure criteria first. It is not necessary to introduce bond wire failure criteria because they are self-evident; a bond wire fails when it is lifted or its heel cracks. As for fatigue, however, the definition of failure corresponds to a point when a certain percentage of solder becomes damaged. a) Empirical lifetime models: An early attempt to empirically describe the lifetime of leaded solder subjected to a thermal cycling test was proposed by Norris and Landzberg, and hence called the Norris-Landzberg model, as shown in (8) [48] . This model was widely used for defining the acceleration factor (AF) to map the AL time scale and lifetime in the field application [49] 
In [50] , this model was modified for lead-free solder material by a recalibration process using experimental data. The modification added a new term to the original equation considering the dynamic behavior of solder materials. This model is presented in the following equation, where corr(ΔT ) = A ln(ΔT ) + B, A and B are material-dependent constants, and c is a variable dependent on a thermal cycling profile:
(9) Another modified version of (9) is presented in [51] , in which the frequency term is replaced with the parameter t hot representing the time per cycle that the device is hot. The model is presented as
b) PoF-based lifetime models: As mentioned earlier, a clear boundary does not exist between solder fatigue models and bond wire failure models when the materials' physical properties are considered. The first model to be introduced is essentially the same as (3), but written in a more institutive form as shown in the following equation [52] - [54] :
where L is the length of the solder interconnect, N f is the number of cycles needed for the crack length to reach L, Δε p is the average accumulated plastic strain per cycle, and a and b are material-dependent constants. Fig. 3 has been included using (11) to show the correlation between L and N f for two plastic strain values (Δε p ) of an SnAg solder joint. Constants a and b are given as 0.00562 and 1.023 for SnAg solder [55] . Since the failure is defined by the moment when the crack length reaches 20% of the solder thickness, the maximum value of L used in the equation should be 0.1 mm because the solder thickness is 0.5 mm. According to these plots, the number of cycles is strongly related to the accumulated plastic strain value. However, this value of Δε p is a function of the temperature swing (ΔT) and the mean temperature (T m ) of the experiment [55] - [57] . Hence, once the operating condition is defined, i.e., the mean temperature and the temperature swing are known, the number of cycles can be estimated in order to study the solder fatigue phenomenon.
Another plastic strain based model has been described in [58] . Similar to (3), its validity relies on the assumption that elastic strain has little effect on solder fatigue. A shear strain-based model was proposed by Solomon [59] , shown in the following equation:
where C and n are material-dependent constants, and Δγ p is the plastic shear strain range.
A model to predict large solder joint failure is given in the following equation:
LΔαΔT γx
where L is the lateral size of the solder joint, Δα is the CTE mismatch, ΔT is the temperature swing, c is the fatigue exponent, x is the thickness of the solder, and γ is the ductility factor of the solder [22] . Strain-based solder fatigue models are criticized as inadequate, because the solder lifetime may also be a function of stress. Therefore, an energy-based approach is considered as an alternative [60] . The most widely used definition of energy to determine failure is called strain-stress hysteresis energy. Similar to the energy-based models for bond wire failures, the rationale of energy-based models is shown as
where E f is the total energy to failure and E c is the energy per cycle.
An early attempt was presented in [61] to analyze the data for 60Sn-40Pb solder. A proposal for a recent application to estimate the lifetime of an IGBT module in an automotive application is shown in [62] , where the lifetime of the module under a mission profile was estimated with the total known deformation energy (energy to failure).
So far, one may have found that all POF-based models have some parameters to be determined. In theory, module geometry and material properties are necessary to determine the unknown parameters. Therefore, it might be more appropriate to categorize them as semiempirical models since they also need parameterization.
3) Real-Time Lifetime Estimation: Now that we have the lifetime prediction models as mentioned above, one may expect to estimate the lifetime or level of degradation of a power device in real applications; however, some obstacles still need to be tackled. The first question is which type of model do we use, the empirical model or the POF model? In both experiment and simulation, temperature is more easily accessible than mechanical quantities, i.e., plastic strain. Parameters such as plastic strain and strain-stress hysteresis energy are usually obtained from thermal-mechanical finite element analysis (FEA). FEA not only requires the temperature profile of the device, but also needs the material properties and device geometry. In other words, choosing POF models requires one more intensive simulation step than choosing the empirical models. This is because the empirical models directly utilize device temperature to estimate the number of cycles to failure. Whichever model is chosen, this next problem is inevitable. The models only take specific conditions into account, i.e., a fixed mean junction tem-perature and temperature swing, but power modules experience a time-varying load profile. To address this problem, Miner's rule, which says the damage effect can be linearly accumulated, is commonly employed [42] , [63] - [66] . The general form of Miner's rule is shown in the following equation:
where LC is the lifetime of the device that has been consumed in a percentage, n k is the actual cycle of a certain operating point, and Nf k is the cycle to failure of the operating point. To obtain n k at a certain operating point, we need cycle counting methods to extract useful information from the device's temperature history. There is not a uniformed definition to count the thermal cycles from a random temperature profile. Various cycle counting methods are found in [67] . The most widely used one is the rainflow counting method [68] that groups local minima and maxima to an equivalent cycle. In [62] , several definitions of a temperature cycle are discussed. The cycle counting results of different definitions from the same temperature profiles are slightly different and result in deviations in the lifetime prediction results. Therefore, selecting a proper cycle counting method can help us to improve the estimation accuracy. However, in the literature, there is no comprehensive comparison of which method leads to a better estimation under what condition. Conventionally, the rainflow method is used off-line because it requires the entire load profile history. As it can only process data in chunks, if requires a large data storage system that is inconvenient to implement in a real-time application. To tackle this problem, a real-time rainflow counting approach is proposed in [63] using a recursive algorithm.
C. Failure Precursor-Based Lifetime Prediction 1) Failure Precursors of Power Electronics Devices:
Failure precursors are the parameters that change with device degradation, and thus can indicate an imminent failure. The literature identifies various failure precursors of power electronic devices by accelerated aging tests. Typical ones are summarized below.
The most significant aging indicator for power MOSFETs [69] is an increase in ON-state resistance. We find similar observations in [70] - [72] . In [73] , Dusmez and Akin concluded that a power MOSFET completely fails if the initial value of R DSON increases by 10-17%. Increased gate threshold voltage of an aged power MOSFET was discovered in [74] and [75] . In [32] , increased threshold voltage was observed in an aged IGBT. The ringing characteristic is used as an indicator of IGBT aging in a motor drive in [76] . Brown et al. [77] identifies the turn-OFF time as an indicator of an IGBT latch-up. In addition, the rise time and fall time increase with the level of aging as reported in [78] . The ON-state voltage has been identified as an IGBT failure precursor in [9] , [32] , and [79] - [83] . However, this quantity does not monotonically increase or decrease with respect to degradation. In [32] , the ON-state voltage was reported as going down due to aging, while in [79] and [80] , an increase was reported. In [9] , a decrease was observed followed by an increase in collectoremitter voltage (V CE ). This seeming contradiction lays in two competing aging mechanisms, namely, solder fatigue and bond wire degradation. The I C -V CE characteristic curve has a negative temperature coefficient below a crossover and a positive one above it. Solder fatigue will increase the thermal impedance, and hence, increases the temperature. If the IGBT is operating below the crossover, an increased temperature will result in a decreased V CE , as observed in [9] and [32] . However, if bond wire failure becomes dominant or the IGBT is operating above the crossover, an increased V CE should be observed. It might be concluded that at a low collector current, V CE is more sensitive to temperature, while at a high collector current, V CE is more sensitive to bond wire degradation.
Experimental results obtained from the accelerated aging test conducted in [84] support the above statement. In this paper, an IGBT bond wire lift-off was studied and V CE was going up with the bond wire lift-off. Thermal stress was up to 120°C for the die, and it was induced from a power cycling test. A junctionto-case thermal impedance increase has been characterized as one of the precursors for solder layer degradation of the IGBT power module in [85] . Apart from the thermal impedance, the temperature of the chip surface also increases with the level of solder fatigue.
2) Precursor Parameter Measurements: Precursor parameter measurement is indispensable to predict the RUL, but such a measurement is confronted with many challenges, especially in a live converter. Aside from the additional sensors needed to perform measurements and corresponding change in the circuit structure, the high-resolution measurement needed for the sensors to extract a small deviation from a high-voltage highcurrent operating context is computing intensive. Moreover, a high switching frequency induced noise imposes a burden on measurement accuracy, and most failure precursors depend on the operating point (e.g., temperature and load current) that must be taken into account during measurement. More importantly, it is preferred that such a measurement does not alter the normal operation of the system. An advanced gate drive with the capability to measure various voltages and currents within the device has the potential to resolve the aforementioned difficulties [86] - [89] , but their applications in prognostics of power electronic devices have yet to be explored.
Most of the existing precursor measurement methods require a measurement window inserted in the converter's normal operation. For example, in [90] , online monitoring of an IGBT module under power cycling stress was studied. An H-bridge inverter comprising four IGBTs was stressed by thermal cycling induced by low-frequency pulsewidth modulation power cycling. A periodic measurement of V CE was carried out at the fixed current (110 A) and the fixed junction temperature (125°C). To achieve this, the normal inverter operation was interrupted by a particular switching pattern that made the current and junction temperatures vary around the fixed values. Then, the values at the fixed operating point were obtained by an interpolation.
A similar accelerated test was conducted in [91] on an Hbridge converter constructed from high-power IGBTs. Aging was induced by a power cycling method with a peak current of 890 A while the IGBT was attached to the cooling system. Glycol with water was used as the liquid coolant. The authors defined the V CE and the antiparallel diode's forward voltage drop (V f ) as the aging precursor and monitored them online during the converter operation. Although the device under test (DUT) was the IGBTs on the first leg, the test setup used in this paper initiated degradation on devices of the second and third leg but the rate of degradation was at a much slower compared to the first leg.
In [28] , Nasrin proposed a way of utilizing spread spectrum time domain reflectometry (SSTDR) to evaluate resistancebased degradation in live converters. Impedance discontinuities can be detected by observing the correlated output from SSTDR. In general, an abrupt change in impedance will result in a positive or negative peak in correlated output. In turn, the peak value can be used to back calculate the impedance. The ON-state resistance of power MOSFET has been successfully measured using this method. The attractive feature of this method is that it does not interfere with inverter normal operations, and hence, has superiority over many other methods.
3) RUL Prediction: A failure precursor-based lifetime prediction requires a predefined failure threshold, i.e., 5% increase of R DSON [70] . This lifetime prediction method is actually a part of the prognostic approach. In general, prognostic algorithms can be classified into a model-based approach, data-driven approach, and hybrid approach. Using a hybrid approach has the following advantages:
1) easy to implement due to the simplicity of the model; 2) ability to capture the complex systems, thanks to datadriven methods; 3) ability to identify intermittent failures. In [74] and [92] , this approach was applied to MOSFET and IGBT, respectively, where an empirical model was obtained by the offline regression analysis and then fitted into an online prediction algorithm (in these cases, particle filtering), which then further tuned the model by tracking the system behavior. The RUL was predicted by comparing the failure precursor and the end-of-life threshold. A similar method was later adopted in [34] , where a two-step prognostic approach was proposed. In the first step, Mahalanobis distance was used to detect anomalies in the device. If an anomaly was observed, particle filtering was used to determine RUL. Compared to the failure mechanismbased predictions, the advantage of this method is that knowledge of the entire history of the device is not mandatory. Instead, a certain amount of discrete measurement of failure precursor is sufficient. The major limitation of this method though, is that the empirical model was developed from an accelerated aging test, which means the RUL prediction was given in an accelerated time scale. Therefore, to use this method in the field application, a mapping from the accelerated time scale to real-time scale is necessary. In [93] , different AFs, i.e., temperature acceleration, voltage acceleration, temperature cycle acceleration, and humidity acceleration are presented. Despite these AFs having the potential to facilitate mapping from an accelerated life test to a real-time lifetime estimation, the exactitude of such AFs has not been rigorously validated.
From the above discussion, a constructive comparison can be made for the two major lifetime prediction methods: 1) Failure mechanism-based and 2) Failure precursor-based Table III shows this comparison summary. Case studies on lifetime prediction methods: Case study-1: A failure precursor parameter based lifetime prediction method was carried out on a 300 A/1200 V single IGBT power module used in a traction application in [39] . Power cycling based accelerated aging was conducted in order to identify the bond wire lift-off criterion. V CE was chosen as the precursor parameter, and the failure was defined by a 5% increase in the V CE value. Fig. 4 shows the increase in V CE versus the number of cycles, and the experimental results are shown in Fig. 5 .
Interestingly, in Fig. 4 , the number of cycles required to fail a device is inversely proportional to the temperature swing (ΔT) as well as the mean temperature (T m ) used in the experiment. [94] Therefore, in a practical application, if the mean temperature and swing can be maintained under a certain limit, the lifetime of the device could be significantly increased.
Case study-2: A PoF-based lifetime prediction was carried out in [94] for the IGBT module rated at 1200 V/75 A. Two three-phase converters were built to facilitate the power cycling test, one of which was used as the test converter, and the other one was used as the load converter. The DUT was placed in the test converter, whereas the load converter had the higher rated IGBT module in order to eliminate the stress accumulated during the accelerated test. The back-to-back converter setup is shown in Fig. 6 . Accelerated aging test was conducted for two test conditions shown in Table IV . The bond wire failure mechanism was observed with a scanning electron microscope, and V CE was one of the precursor parameters for failure.
The experimental results obtained from the above-mentioned conditions are plotted in Fig. 7 . According to this figure, the probability of failure increases exponentially with a small change in the test condition such as temperature swing or output current, i.e., in the operating condition.
IV. ACCELERATED LIFE TEST
The terminology "accelerated life test" (or accelerated aging test) has been mentioned a few times in the previous sections. This section will provide an overview of such tests. An accelerated life test is an indispensable technique for reliability-oriented issues. It can be performed for different purposes such as testing device reliability, investigating failure mechanisms, identifying failure precursor parameters, parameterizing lifetime prediction models, etc. In general, power cycling and thermal cycling Fig. 7 . Number of cycles versus V CE plot [94] .
are most commonly adopted accelerated aging methodologies. These methods aim at qualifying chip and package-related reliability issues. During power cycling tests, devices are heated by the power loss generated inside the package; also referred to as active temperature cycling. On the other hand, thermal cycling created externally by the virtue of a thermal chamber is called passive temperature cycling. Additionally, chronic thermal and electrical overstresses are also reasons for immediate failures. These methods have been used separately or in combination to study the reliability of power devices. This section presents existing accelerated tests. The classifications are purpose-based.
A. Device Qualification Tests
Qualification tests are widely used by semiconductor manufacturers to test the reliability of their products [95] - [98] . Many industrial standards exist, i.e., IEC60747, IEC60749, IEC60068, AEC-Q101, and JESD-47. An example of the Semikron test standards is shown in Table V [95] . These standards provide a common platform to compare and improve the quality of devices. However, the comparison between the products from different manufacturers is not straightforward because the test standards employed by different manufacturers are diverse. In addition, most standards are for general purposes and hence, may not be well suited for specific usage profiles. 
B. Test for Exploring Failure Mechanisms or Failure Precursors
Aside from industrial standards, other accelerated tests that target specific failure mechanisms or precursors can be found in the literature. In the 1990s, a few projects on enhancing the reliability of IGBT modules for traction applications were initiated in European countries. Typical projects were Leistung Elektronik Systemtechnik Informations Technologie (LESIT) (1994) (1995) (1996) and reliability of advanced high-power semiconductor devices for railway traction applications (RAPSDRA) (1996) (1997) (1998) .
These projects proposed some standardized accelerated tests for IGBT modules in traction applications and empirical lifetime prediction models were originally developed therein. They exclusively studied package-related failure mechanisms, i.e., bond wire failures and solder fatigue. The LESIT project purposed a "fast power cycling test" for IGBT modules in traction applications [39] . The IGBT under test was mounted on a water-cooled heat sink with a constant gate voltage and a periodical (2 s) load current. The power cycling test was aimed to create a swing in junction temperature T j that caused device degradation. More comprehensive test conditions (purposed by RAPSDRA) are in Table VI [99] in which three test protocols are defined. It was found that bond wire failures are more susceptible to power cycling 1 (fast cycling) while solder fatigue is generally caused by slow cycling, namely power cycling 2 and thermal cycling. This test standard and its variants were used extensively to evaluate the reliability and failure mechanisms of different IGBT modules [99] - [104] .
An accelerated aging system to explore an intrinsic degradation mechanism on a power semiconductor is proposed in [105] . The system is aimed at studying intrinsic degradation precursors related to a device's physical properties. The unique feature of this system is that it isolates electrical overstress from thermal overstress. Therefore, the internal temperature of the test subject can be controlled to avoid package-related failures by eliminating thermal cycling and controlling the highest junction temperature within the rating limits.
The degradation precursor for IGBT was studied in [32] where accelerated aging, based on failure modes, mechanisms, and effects analysis was performed. Selected parameters were monitored in-situ. Thermal-electrical stress was induced by removing the heat sink of IGBT under test so that it could heat itself. The gradual aging process of IGBT was implemented by introducing a thermal feedback loop that regulates the IGBT case temperature within a hysteresis bound. Aging was stopped when any latch-up occurred. The test bed was composed of an oscilloscope recording transient data, a function generator generating gate signals, programmable power supplies, and a data acquisition module. A similar aging technique was used in [76] , where the junction temperature was set at 125% of the maximum operational junction temperature defined by the manufacturer. After latch-up was observed, the transistor was turned OFF for recovery and then subjected to aging again. The level of aging was described by the number of latch-up events. This methodology was used in [77] with a slight modification that decreased the set point of the junction temperature after each latching occurred when doing repetitions. The rationale behind this set-point reduction was that the thermal resistance increases due to die-attach deterioration.
In order to obtain the failure precursor and mechanism of a supercapacitor, an accelerated test was conducted in [106] . Experimental results of this paper demonstrate that the capacitor samples failed once the temperature increased to 155°C. The degradation level was defined in terms of loss in capacitance and an increase in equivalent series resistance (ESR). The supercapacitor was considered as a complete failure when there was a 30% loss in capacitance and the ESR increased by 100%.
C. Tests to Verify Condition Monitoring Methods
The ultimate goal of monitoring any condition is to detect early signs of failures in real applications and schedule maintenance accordingly, in order to prevent unexpected outages. However, when designing these methods, they have to be tested and verified under accelerated test conditions. This type of accelerated test only needs to generate parameter degradation; thus, the effectiveness of the method can be tested within a reasonable time span. In other words, the main objective is to validate the condition monitoring method, and hence, the way to perform the accelerated aging test is trivial as long as the precursor parameter of interest exhibits measureable deviation with the proper trend. Therefore, all the aforementioned accelerated ageing methods can be used for this purpose. However, they can be unnecessarily complex for simply generating parameter variations and a simpler alternative might be the so-called dc aging.
In [28] , MOSFETs were placed in the environmental chamber with constant gate voltage and drain-source voltage, and a resistive load was connected to the source. A higher drain-source voltage was used when a higher level degradation was expected. This test setup did not resemble the real life condition; however, it increased the ON-state resistance of the MOSFETs, which was sufficient to verify the method to measure the MOSFET ONstate resistance in the live converter proposed in this paper. In [107] , a thermal cycling was applied to high-power MOSFETs. Those MOSFETs were placed in a temperature chamber where the temperature was -55°C. A dc current was used to heat the MOSFETs to about 100°C within 3 min; it held the temperature for 3 min, and then removed the dc current so the device temperature dropped to the chamber temperature within 2 min.
Another thermal cycling based accelerated aging was accomplished in [73] where the failure was identified as soon as the gate control was lost. Degradation was induced in the device in three different conditions. The drain current was maintained at 5.2 A, and the junction temperature was 240°C, 220°C, and 210°C, respectively. The reliability of the power electronic components (IGBT and MOSFET) of a motor drive was investigated in [108] . The temperature of the environment was maintained at 85°C and humidity was 85%. At this condition, the leakage current and ON-state resistance of the MOSFET increased significantly during any power interruptions, but the IGBT did not show any sign of aging. A similar accelerated test was performed in [109] . The only difference between these two tests was the input power interruption that was given in the later experiment for a shorter time period and followed by an over voltage situation. Both test results show that the environmental condition acted as a positive feedback to accelerate the aging.
D. Tests Considering Mission Profiles
A common feature of the aforementioned accelerated aging tests is that the DUTs were under uniform periodic stress. In contrast, in the field applications, the devices underwent random loading conditions. In order to compensate for this inconsistency, accelerated aging tests could be employed dedicated to expose any devices to the conditions close to the field applications. An active aging test bench that reproduced constraints similar to an automotive application was recently proposed in [110] . In this paper, thermal coupling is considered because the confined space makes this phenomenon significant. A driving cycle with given torque and velocity was converted into switching and conduction losses of IGBTs and diodes. Because the test bench could not produce any switching loss, the conduction loss during the test was set equal to the sum of switching and the conduction losses were calculated from the driving cycle profile. The DUT was mounted on a water-cooled heat sink. The power cycling was composed of a 15 s heating phase with a current that produced the desired conduction loss and a 30 s cooling phase without current injection.
A power cycling test bench for IGBT, used in wind applications, is presented in [111] . A low-frequency (slip frequency) operation of the rotor side inverter was considered to be the main source of the device degradation. The main feature of this test bench is that it varies load current frequency with a given rms value. With a certain load profile, the device temperature can be collected by the data acquisition system. With the measured temperature profile, the lifetime can be estimated using a lifetime model. Accelerated lifetime testing has not only been carried out to estimate the lifetime of IGBTs and MOSFETs but also for the lithium-ion capacitors [112] , metallized film capacitors [113] , lithium-ion batteries [114] , capacitors used for storing energy in particle accelerators' power converters [115] , and so on. In [116] , Thébaud et al. proposed a strategy for designing an accelerated aging test for IGBT solder fatigue. The goal is to find how many cycles are needed in an accelerated aging test in order to create the same damage in the real condition. The general procedure is summarized as follows.
Step 1)-experimentally determine the number of thermal cycles before failure occurs for a given aging methodology.
Step 2)-use the test specifications in conjunction with finite element simulation to find out the total energy (mechanical) dissipated in the solder layer. Final stepanother simulation based on the mission profile was performed to find out the time period during which the dissipated energy equaled the total energy obtained in the previous simulation. The assumption behind this methodology is that the same dissipated energy results in the same degradation level regardless of the time span.
V. JUNCTION TEMPERATURE MEASUREMENT METHODS
The reason that the temperature of the device junction is a crucial quantity where reliability is concerned is manifold. During all accelerated aging tests, it is necessary to obtain the device junction temperature, and the junction temperature is a part of the test protocol as discussed above. In addition, many failure indicators such as V CE are sensitive to temperature, and therefore, it is necessary to compare them at a fixed temperature to rule out the thermal effect. The junction temperature of the device is also an important metric for thermal management and condition monitoring, and the reliability assessment standards (such as Military Handbook 271) estimate reliability based on the device temperature. This section summarizes methods used to determine the device junction temperature. In general, the junction temperature can be measured directly or indirectly. Direct methods are accurate but intrusive, while indirect methods have moderate accuracy but are nonintrusive.
A. Direct Measurement Methods
Direct measurement requires temperature sensors located on the die, which is usually inconvenient because the chip surface of a power module is not always accessible. However, in laboratory conditions, such direct measurements are always performed to provide the baseline data that verify the indirect measurement methods. A thermocouple is one widely used type of temperature sensor for direct temperature measurement. Another direct method is the optical method [117] , [118] . The advantage of using an optical sensor is that it has both good dynamic behavior and electric insulation that allows temperature measurement in high-voltage conditions. The limitation of a thermocouple and optical fiber is that only a single point (rather than temperature distribution) can be obtained. An IR camera can be used to measure temperature distribution as well, but the devices need to be opened and painted with black paint to increase the emissivity.
B. Indirect Measurement Methods
1) Finite Element Method (FEM):
The FEM is a powerful tool to determine the device junction temperature. It can precisely simulate the chip temperature and spatial temperature distribution if a proper mesh is developed. This method is timeconsuming and computationally inefficient, and thus, is not well suited to real-time temperature acquisition. However, high accuracy makes this method useful in many occasions such as calibrating compact device thermal models and providing the baseline temperature to determine the accuracy of other temperature measurement methods. A study has been performed based on FEM in [119] in order to identify the influence of a DBC metal trace layout in an IGBT module. The simulation result shows the metal trace has larger area experiences with higher thermal stress.
2) Temperature Sensitive Electrical Parameter (TSEP) Methods:
The most commonly used method to measure junction temperature indirectly is to use a TSEP [34] . As for IGBT, V CE at a small current (several tens to hundreds milliamps) is always chosen as the TSEP. This method requires the availability of junction temperature versus V CE curve at a small calibration collector current. During the calibration, the IGBT temperature is controlled by an external heating system, i.e., a temperature chamber, to obtain V CE,sat as a function of the junction temperature [120] . In practice, the collector current during an accelerated test is much higher than the calibration current. Therefore, a measurement window needs to be inserted into the IGBT normal switching pattern to facilitate the temperature measurement. The measured current is maintained as small as possible to minimize generated heat. In order to eliminate the need for introducing the measurement window, which is not always feasible, V CE at a high current was chosen as the TSEP in [121] . It is worth mentioning that V CE at a small current has a negative temperature coefficient but a positive temperature coefficient is observed at a large current. In [121] , this phenomenon is explained by two competing factors, namely a PN junction with dV CE /dT j < 0 and a resistor with dV CE /dT j > 0. In [122] , a neural network is used for a junction temperature estimation in which both V CE at a large current and I C are chosen as model inputs and T j is the output. A comparison between results from a neural network and from a conventional polynomial curve fitting showed the superiority of this method. Compared to V CE at a small current, a large current would amplify the effect of resistance. Therefore, bond wire failure, which increases the resistance, will lead to an inaccuracy in the temperature estimations.
In [123] , the junction temperature was estimated by a shortcircuit current. Although it was shown in this paper that a shortcircuit current is sensitive to junction temperature, it may not be appropriate to use this method in real applications for several reasons. A short-circuit current will increase device self-heating, and hence, accelerates degradation that is counterproductive to condition monitoring or thermal management. In addition, real converters are all equipped with a short-circuit protection mechanism, and removing the protection circuit in favor of temperature measurements can hardly be justified. Moreover, from the examples given in this paper, an additional IGBT is needed to measure each IGBT temperature, which is very uneconomical. Another example of choosing V CE as the TSEP in a multidie IGBT module is found in [124] . The unique feature of this paper is that the authors have correlated the case temperature of the IGBT module in order to find a direct relationship with the junction temperature. Their results show that the correlation between the junction temperature (T j ) and the case temperature (T C ) gives the best match when T C is measured very close to the terminal lead or package side. However, if the case temperature is used to estimate the junction temperature, the measurement error becomes a little higher because once the IGBT module starts heating up, the temperature distribution in the different die's baseplates becomes nonuniform.
In addition to T C , I C , and V CE have been identified as the failure precursors in [125] where the authors performed the reliability analysis for the IGBTs usually used in an all-electric vehicle. Other TSEPs include gate threshold voltage V th and saturation current I css [77] . In [126] , dI ce /dt and the transconductance are chosen as the TSEP for IGBT. A similar study for the MOSFET junction temperature estimation was conducted in [127] , where dI ds /dt at a constant V gs was identified as the TSEP. In [128] , V th is considered as the TSEP in order to measure the junction temperature because the experimental results illustrate that the threshold voltage shows superior sensitivity compared to the body-diode forward voltage (V SD ) of the MOS-FET. Since the calibration of TSEPs is performed under a homogenous chip temperature while the temperature gradient is observed during active self-heating, discrepancy between the measured and actual temperature is unavoidable [129] . Indeed, the temperature at the central chip is normally higher than those of the corners and edges. Therefore, the severity of the problem depends on how significant the effect that the chip geometry has on the temperature measured by the TSEPs [130] . Specifically, a larger chip dimension tends to have a larger measurement error. These methods are suitable for single chip modules or discrete devices, but might be questionable for multichip module temperature measurements. For a multichip module, the temperature measured using this method is actually the average junction temperature of all chips. However, temperature distribution of different chips is hard to obtain and can contribute to a localized failure.
3) Thermal Test Chips (TTCs): Originally developed for the thermal characterization of electronic packages [131] , TTCs can also be used for chip temperature measurements. Commonly used TTCs are diodes and resistors. As for diodes, forward voltage is sensitive to temperature, and hence, can be used for temperature estimation. The calibration of temperature versus forward voltage consists of a linear or polynomial fitting depending on the temperature range. A resistor is very similar to the diode in terms of calibration, except that resistance is used as the temperature sensitive parameter. In [132] , a string of diodes are fabricated on the IGBT chip surface for the temperature measurement. The disadvantage of this method is that the diodes or resistors will degrade along with the device usage. Therefore, the accuracy of the measured temperature will deteriorate over time.
4) RC Thermal Models: Another indirect method is using a compact device thermal model to estimate the junction temperature. Thermal models are also used to obtain temperature waveforms over a certain mission profile. A simple type is a resistor-capacitor-based thermal model [133] - [135] . This RCtype model can be further classified into the Cauer type and Foster type, which are shown in Fig. 8 [94] .
The parameters of the Foster model are normally provided in the device datasheet by manufacturers, and hence, can be employed conveniently. However, the thermal resistance given in a datasheet considers the worst case scenario, which means that an offset accounting for the device degradation is included. This could lead to a pessimistic estimation of junction temperature. Direct use of datasheet parameters leading to junction temperature estimation with poor tolerances was reported in [137] . The parameters of the RC thermal network can also be obtained by either an FEM or by fitting the model to an experimentally measured transient thermal impedance curve.
Parameterization of an RC compact thermal model involves fitting a multiexponential equation (16) to a device temperature impulse response with a zero initial condition
A more comprehensive form of this model for a multichip module considering the thermal coupling effect is shown in (16) , where the diagonal elements are self-thermal impedance and the off-diagonal elements are mutual thermal impedance [136] . The parameterization of the following equation requires n experiments, where n is the number of chips of a power module:
5) Heat Diffusion Equation Based Methods:
The advantage of an RC model is that it can be conveniently incorporated in circuit simulators. However, a highly accurate model requires complex three-dimensional (3-D) finite element simulation, which is time-consuming. An alternative way involves solving a heat diffusion equation. The 3-D heat diffusion equation of isotropic material can be written as [137] cρ ∂T ∂t − ∇ · (k∇T ) = q int .
It is not always straightforward to solve these equations analytically. Approaches to solve such equations can be found in [138] and [139] and the references therein. In addition to an analytical solution, (18) can also be discretized into a set of equations describing the temperature of each node. This approach has been implemented in conjunction with a model order reduction approach in [138] . Knowing the junction power dissipation and ambient temperature, the device junction temperature can be easily calculated using the thermal model. A major limitation of this approach is that the change of thermal impedance due to solder degradation is not considered. Therefore, a periodic recalibration is necessary in order to use this model in an accelerated aging test. A comparison of different temperature measurement techniques is listed in Table VII. TABLE VII  COMPARISON OF TEMPERATURE MEASUREMENT METHODS VI. CONCLUSION This paper summarizes three correlated domains essential to address power electronic device reliability issues. Since all the existing circuits and devices are likely to fail at some point, the ultimate goal of enhancing a power electronic system's reliability is to forecast failures instead of preventing them from happening. In order to achieve this goal, the dominant failure mechanism as well as the precursor need to be identified considering the typical applications of a power semiconductor device. Additional measures need to be taken to quantify the failure precursors, i.e., the accurate device junction temperature, since the RUL is mostly dependent on these parameters, and even a small error in measurement might give the false impression of the degradation level. Once the degradation or aging level is identified, maintenance of the device or module can be accordingly scheduled, and the lifetime of the device can also be enhanced significantly. Effective implementation of the above-mentioned steps requires the mastery of all the domains discussed in this paper. This paper therefore provides an overview toward power electronic devices' lifetime predictions.
However, a vast area in reliability and lifetime predictions is yet to be explored. To better understand this sector, major challenges and opportunities are listed below.
Challenges: 1) In most of the cases, accelerated aging is targeted for a single failure mode such as gate oxide degradation, latchup, short circuit, bond wire fatigue, etc. However, in a real application, a device or module goes under multiple stress causing failures. Although some tests are done based on the mission profile, they cannot mimic the exact operating conditions. 2) All of the failure precursor parameters may not be accessible to measure in many practical applications and therefore, they limit the opportunity to obtain all sorts of aging information. 3) Live condition monitoring may not be feasible in several applications due to accessibility and environmental factors. 4) Many electrical parameters such as R DSON , V th , etc., vary due to manufacturing processes, even for devices of the same batch. Thus, a baseline is needed to create future condition monitoring for each of the devices/modules before installing them in any application. 5) Accelerated tests are commonly done for a constant loading condition whereas the device in real operation experiences varying load and multiple stresses. 6) None of the lifetime prediction models are scalable, i.e., doing an accelerated aging process for a lower rated device would not provide information about the aging of a relatively same and higher rated device. Because the magnitude of the parasitic parameters, especially for the wide bandgap devices, do not have a linear relation with the increasing rating of the device; even varies significantly within the similar rated device. Opportunities: 1) New technologies with wide bandgap semiconductors are still in their early stages, which provide an open window to explore them in terms of reliability issues. 2) Creating a universal approach, such as incorporating a reflectometry method at the gate drives and obtaining all of the necessary information, will allow us to have access to the modules in any practical application. 3) Moving to the gate terminal will not only give accessibility to every power electronic device at the lower potential terminals, but it will also help in significantly reducing the rating of the prognosis hardware. 4) SSTDR-based live condition monitoring could be encouraged to avoid measuring any electrical parameters leading to zero human error.
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